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We design logic circuits based on the notion of zero forcing on graphs; each gate of the circuits
is a gadget in which zero forcing is performed. We show that such circuits can evaluate every
monotone Boolean function. By using two vertices to encode each logical bit, we obtain universal
computation. We also highlight a phenomenon of “back forcing” as a property of each function.
Such a phenomenon occurs in a circuit when the input of gates which have been already used at a
given time step is further modified by a computation actually performed at a later stage. Finally, we
show that zero forcing can be also used to implement reversible computation. The model introduced
here provides a potentially new tool in the analysis of Boolean functions, with particular attention
to monotonicity.
I. INTRODUCTION
We order the two elements of a set Σ = {0, 1} such
that 0 < 1. This extends to a partial ordering on the
set Σn = {0, 1}n by comparing words coordinate-wise.
Let x = x1...xn and y = y1...yn. Here, x  y means
that xi ≥ yi, for every i = 1, ..., n. A Boolean function
f : Σn −→ Σ is monotone when f (x) ≥ f (y) if x  y,
for every x, y ∈ Σn.
Monotone Boolean functions have an important role
for proving lower bounds of circuit complexity (see, e.g.,
Leeuwen [9], Chapter 14.4). Any function obtained
by composition of monotone Boolean functions is itself
monotone. Examples of monotone Boolean functions are
the conjuction AND and the disjunction OR. Indeed, ev-
ery monotone Boolean function can be realized by AND
and OR operations (but without NOT). Boolean functions
are important in applications, for example, in the im-
plementation of a class of non-linear digital filters called
stack filters [4]. Important methods for obtaining non-
trivial bounds on specific monotone Boolean functions
have been studied (see, e.g., [2]).
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The concept of zero forcing on graphs is a recent idea
that is part of a program studying minimum ranks of
matrices with specific combinatorial constraints. Zero
forcing has been also called graph infection and graph
propagation [6, 10]. Notice that, in the context described
here, the term “zero forcing” seems to be unfortunate,
because we are forcing ones, not zeros. However, we keep
the term given that this is now the most commonly used
in the literature. In order to define zero forcing, we first
need to define a color-change rule: if G = (V,E) is a
graph with each vertex colored either white or black, u
is a black vertex of G, and exactly one neighbor v of u
is white, then change the color of v to black. Given a
coloring of G, the final coloring is the result of applying
the color-change rule until no more changes are possible.
A zero forcing set for G is a set Z ⊆ V (G) such that
if the elements of Z are initially colored black and the
elements of V (G)\Z are colored white, the final coloring
of G is all black.
Zero forcing is related to certain minimum
rank/maximum nullity problems of matrices associ-
ated to graphs (see [3]) and to the controllability of
quantum spin systems [5, 6]. Minimimizing the size of
zero forcing sets is a difficult combinatorial optimization
problem [1].
The remainder of this paper is organized as follows. In
Section 2, we prove that zero forcing on graphs realizes
all monotone Boolean functions, and highlight some sim-
ple related facts. The connection between zero forcing
and circuits is obtained by associating a graph to each
2logic gate. We will show that the functions AND and OR
are indeed easily realized by two different gadgets with
a few vertices. This is not the first work observing that
monotone Boolean functions can be realized in a combi-
natorial setting. For example, Demaine et al. [7] have
used the movements of a collections of simple interlocked
polygons.
In Section 3, we describe the phenomenon of back forc-
ing in the circuit. The phenomenon occurs when the
color-change rule acts to modify the color of a vertex
which has been already used during the computation. In
some cases, back forcing implies that information about
the output of a Boolean circuit can be read not just by
looking at the color of a target vertex corresponding to
the final output of the process, but at the color of the
vertices in certain intermediate or initial gadgets. The
idea opens a simple but intriguing scenario consisting of
many parties that perform computation in a distributed
way: each party holds a subset of the gates and it is able
to read certain information about the input of other par-
ties, since the color of its gates may have been modified
by back forcing. Back forcing can be avoided by including
some extra gadget acting as a filter.
In Section 4, we show that zero forcing becomes univer-
sal, i.e., it can realize any Boolean function, if we apply
a proper encoding. Specifically the dual rail encoding,
where two vertices are assigned to each logical bit, is a
method to construct the NOT gate and therefore to obtain
universal computation. Conclusions are in Section 5.
II. MAIN RESULT
Our main result is easy to prove:
Theorem 1 Zero forcing realizes all monotone Boolean
functions.
Proof. It is sufficient to show that zero forcing realizes
the functions AND and OR.
Claim 1. The gate AND is realized by the gadget GAND
with vertices {1, 2, 3} and edges {{1, 2}, {1, 3}, {2, 3}},
where 1 and 2 are the input vertices and 3 is the output
vertex, containing the result and being able to propagate
the color. All vertices are initially colored white. An
illustration of the gadget GAND is below:
FIG. 1: The gate for the function AND.
Proof of Claim 1. If no action is taken then the final
coloring of the gadget is white. If we color vertex 1 black
then the final coloring is all white but for vertex 1. The
same holds for vertex 2. However, if we color vertex 1
and vertex 2 black then the color-change rule implies that
vertex 3 is black at step 2. In fact, {1, 2} is a zero forcing
set for GAND.
Claim 2. The gate OR is realized by the
gadget GOR with vertices {1, 2, 3, 4} and edges
{{1, 3}, {1, 4}, {2, 3}, {2, 4}}, where 1 and 2 are the in-
put vertices. The output vertex is vertex 4. Vertex 3 is
initially colored black:
FIG. 2: The gate for the function OR.
Proof of Claim 2. If no action is taken then the final
coloring of the gadget is all white, but for vertex 3. If we
color vertex 1 black then the color-change rule implies
that vertex 4 is black at step 2. The same holds for
vertex 2 and for vertex 1 and vertex 2 together. In fact,
{1, 3}, {2, 3}, {1, 2, 3} are zero forcing sets for GOR, able
to propagate the color for inducing the next step of the
computation.
It is important to observe that zero forcing does not
realize the function NOT, since when a vertex is colored
black, it can not change color anymore. The consequence
is that zero forcing does not realize universal computation
(any Boolean function can be implemented using AND, OR
and NOT gates) but monotone Boolean functions only.
This concludes the proof.
It may be worth observing the following points:
• Notice that extra vertices forming delay lines may
be needed to assemble a circuit such that the out-
put produced by zero forcing in parallel gates is
syncronous. However, given our choice of gadgets,
exactly 2 time steps are required for output of zero
forcing in GAND and GOR. At time step 3 the color-
change rule acts on the next gate in the circuit.
There is then a convenient distinction between in-
ternal and external time: internal time refers to the
zero forcing steps inside the gadgets/gates; external
time refers to the time steps of the computation.
• The gadgets GAND and GOR have three and four
vertices, respectively. By inspection on all possible
combinations of white and black vertices for graphs
with at most four vertices, we can observe that we
have chosen the smallest possible gadgets, in terms
of number of vertices and edges, realizing the two
functions. One might think that the gate OR is
realized also by the gagdet with three vertices in
the figure:
Although the gadget implements the OR correctly,
it cannot be used as an initial or intermediate gate
3FIG. 3: A gate for the function OR, where color-change rule
does not move the input forward.
of a circuit, since in this gadget the color-change
rule does not move fowards the output to the next
gate, but it halts at vertex 3:
FIG. 4: The figure shows that an OR gate in which all vertices
are initially white does not move the input forward.
• Let us consider the gadget GOR. If we color ver-
tex 1 black then the color-change rule implies that
vertex 4 is black at step 2. Suppose that vertex 2
is colored white at step 1. At step 2 the gate has
computed the OR function in vertex 4 with input
{0, 1}. At step 2 vertex 2 is also colored black un-
der the action of the color-change rule, because this
is the unique white neighbour of vertex 3. This is
necessary in order for the computation to proceed
using the output (black vertex 4). So, for all inputs
with output 1, the vertices of GOR are black after
two steps of the internal time. Such behaviour is
discussed in more detail in the next section.
• It is straightforward to realize the operation COPY:
FIG. 5: The gate for the function COPY.
III. BACK FORCING
If each Boolean variable in the input of a circuit is
set to 1, then the vertices of the circuit that are initially
colored black form a zero forcing set. However, this is
not the only situation in which we have a zero forcing
set. The next figure gives an example:
This is a circuit computing the Boolean function (x1
AND x2) OR (x3 AND x4). The number in the vertices of
FIG. 6: A circuit computing the Boolean function (x1 AND
x2) OR (x3 AND x4). The circuit exhibits the phenomenon of
back forcing.
the figure specify the internal time step at which the ver-
tex is black; the vertices labeled by 1 are initially colored
black. The output of the circuit is 1 at step 4 and at step
6 of the internal time the vertices encoding the input of
the function are all colored black. This can happen if
and only if three of the input vertices are colored white
at internal time 1.
The phenomenon will be called back forcing, because
it is induced by the color-change rule acting backwards
with respect to the direction from input to output in the
whole circuit. The gadget GAND exhibits back forcing
conditionally on having input {0, 1}. The type of back
forcing in GAND can be called transmittal back forcing,
because if something back forces its output black then
the gate transmits the back force, i.e., it modifies the
color of the output vertex in a gate used previously. The
figure clarifies the dynamics:
FIG. 7: The steps of back forcing.
The gadget GOR needs to force an input forward in
order to color black one of the output vertices adjacent
to its inputs and in another gate. In this sense, GOR does
not have transmittal back forcing. In other words, a gate
at external time t, can not back force its color into GOR
at external time t + 1. In contrast, the circuit (x1 AND
x2) OR (x3 AND x4) can initiate back forcing as described
above (when it an intermediate element in the circuit).
We can also slow down back forcing, by including ap-
propriate delay lines – for example, by adding extra ver-
tices in each gadget or between them. Alternatively, we
4could consider delay lines directly embedded in the struc-
ture of the gadgets implementing the logical gates.
Also, back forcing can be avoided completely by in-
cluding the gadget below. The gadget acts as a filter. In
some sense, the filter can be understood as an electronic
diode allowing zero forcing only in one direction:
FIG. 8: A gadget acting as a filter: its role is to avoid back
forcing.
In relation to the circuit for the function (x1 AND x2)
OR (x3 AND x4), it may be interesting to see that if there
are two parties each one chosing the input of one of the
two AND gates, and each one having access to only the
corrisponding vertices, given the back forcing, the parties
can then learn the output of the circuit by looking at
the color of their vertices at the end of the computation,
except when a party chooses (0, 0) (i.e., white, white).
IV. UNIVERSALITY
Despite the fact that the color-change rule induces a
non-reversible process (black coloring cannot be undone)
a simple modification of the encoding strategy allows us
to implement universal, and hence also reversible, com-
putation.
The idea is to adopt a dual rail strategy, where two ver-
tices are employed to encode a single logical bit. Specifi-
cally, as shown in Fig. 9, in this scheme we associate the
logical bit 0 to a configuration in which (say) the first ver-
tex is colored in black while the second is kept white, and
the logical 1 to the opposite configuration (i.e. the first
vertex being left white and the second one being colored
black). With such encoding we can now design the gate
NOT by simply drawing a graph in which the nodes are
exchanged at the output (see Fig. 10). Also a dual rail
AND gate can be easily realized. Universal computation is
hence achieved by constructing a NAND gate via concate-
nation of AND with NOT and by observing that the COPY
gate for the dual rail encoding is simply obtained by just
applying to both the nodes that form a bit the transfor-
mation of Fig. 5. Once universal computation has been
achieved, we can easily turn it into a reversible one, e.g.,
by building a Toffoli gate [12]. This to remark that even
if zero forcing is an irreversible process, it can still be
used to induce a reversible computational dynamics.
FIG. 9: Physical bits for 0 and 1 in a dual rail encoding.
FIG. 10: In a dual rail encoding the logical NOT can be im-
plemented by swapping the physical bits.
V. CONCLUSIONS
We have shown that all monotone Boolean functions
can be realized by zero forcing in a graph constructed
by gluing together the copies of two types of sub-
graphs/gadgets corresponding to the Boolean gates AND
and OR. We have briefly discussed the minimality of such
gadgets in terms of vertices and edges.
We have highlighted a back forcing action. Back forc-
ing has an effect on the coloring of gates already used,
as a function of what has happened in the “future”, i.e.,
at a later stage of the computation. Because of the rela-
tion between zero forcing and minimum ranks, the model
described here is amenable to be studied with linear al-
gebraic tools, potentially suggesting a novel direction in
the analysis of monotone Boolean functions.
Finally, we have shown that universal computations
can be obtained by zero forcing by simply adopting a
dual rail encoding.
An open problem suggested by the paper is to under-
stand the link between zero forcing and the dynamics at
the basis of other unconventional models of computation,
like, for example, the billiard ball computer – introduced
as a model of reversible computing [8] –, models involving
geometric objects, and dominos [7].
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